



# Product Change Notification

## 107748 - 00

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice.

Should you have any issues with the timeline or content of this change, please contact the Intel Representative(s) for your geographic location listed below. No response from customers will be deemed as acceptance of the change and the change will be implemented pursuant to the key milestones set forth in this attached PCN.

**Americas Contact:** [asmo.pcn@intel.com](mailto:asmo.pcn@intel.com)

**Asia Pacific Contact:** [apacgccb@intel.com](mailto:apacgccb@intel.com)

**Europe Email:** [eccb@intel.com](mailto:eccb@intel.com)

**Japan Email:** [jccb.ijkk@intel.com](mailto:jccb.ijkk@intel.com)

Copyright © Intel Corporation 2007. Other names and brands may be claimed as the property of others.

Celeron, Centrino, Intel, the Intel logo, Intel Core, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel Viiv, Intel XScale, Itanium, MMX, Paragon, PDCharm, Pentium, and Xeon are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

Learn how to use Intel Trade Marks and Brands correctly at <http://www.intel.com/intel/legal/tmusage2.htm>.



# Product Change Notification

**Change Notification #:** 107748 - 00  
**Change Title:** Dual-Core Intel® Xeon® 5100 Series Processors (Woodcrest), PCN 107748-00, Product Design, B2 to G0 Stepping Change  
**Date of Publication:** July 20, 2007

## Key Characteristics of the Change:

Product Design

## Forecasted Key Milestones:

<b>Date of Samples Availability:</b>	Jul 20, 2007
<b>Date of Qualification Data Availability:</b>	Jul 20, 2007
<b>Date Customer Must be Ready to Receive Post-Conversion Material:</b>	Oct 20, 2007
<b>Date of First Availability of Post-Conversion Material:</b>	Aug 20, 2007

## Description of Change to the Customer:

The Dual-Core Intel® Xeon® processors, LV 5133, LV 5113 (Woodcrest) will convert from B-2 to G-0. Woodcrest will undergo the following changes as they convert to G-0:

- Increased Energy Efficiency
  - Certain SKUs will receive some amount of C1E power reduction on G-step
  - SKUs already at the lowest bus to core frequency ratio or lowest voltage operating point cannot drop to the lower power state required for Extended HALT
- Enhanced Virtualization Technology
  - APIC Task Priority Register (TPR) Virtualization
  - NMI-window exiting
  - Advanced VM-exit information for INS & OUTS
- Woodcrest CPUID will change from 06F6 to 06FB.
- New SSPEC and MM numbers for the converting products

## Customer Impact of Change and Recommended Action:

Intel is finalizing a technical solution to allow mixed stepping configurations of B-step and G-step Woodcrest on Bensley platforms. This solution requires appropriate microcode updates to be loaded; current microcode updates for Woodcrest B-2 will need to be replaced. Solution requires BIOS change; BIOS will detect mixed stepping configuration and set a bit in a Model Specific Register (MSR).

Customers creating their own BIOS should adhere to the guidelines provided in the "Dual-Core Intel(R) Xeon(R) Processor 5100 Series [Woodcrest] Mixed Steppings Support Guide, May 2007" that can be found on IBL

- IBL Path: IBL Home > Information Desk > Processors > Server/Workstation > Dual Core Intel® Xeon® Processor 5100 Series > Technical

Once customers implement the BIOS update, they will be able to support same stepping and mixed stepping configurations. Customers should be ready to receive a combination of both B-2 stepping material and G-0 stepping material by the "Date Customer Must be Ready to Receive Post-Conversion Material" above.

## Products Affected / Intel Ordering Codes:

### Tray Dual-Core Intel® Xeon® 5100 Series (Woodcrest)

Pro-cessor#	Frequency	Pre Conversion			Qual Samples		Post Conversion		
		Product Code	S-Spec	MM#	QDF#	MM#	Product Code	S-Spec	MM#
LV 5133	2.20G 4M 800	HH80556JG0494M	SLABJ	890619	QXQD	889969	HH80556JG0494M	SLAG5	891697
LV 5113	1.60G 4M 800	HH80556JG0254M	SLABL	890626	QXXG	889971	HH80556JG0254M	SLAG7	891705

## Reference Documents / Attachments:

Document:

Location #:

## PCN Revision History:

Date of Revision:

July 20, 2007

Revision Number:

00

Reason:

Originally Published PCN