



# Product Change Notification

## 106324 - 00

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice.

Should you have any issues with the timeline or content of this change, please contact the Intel Representative(s) for your geographic location listed below. No response from customers will be deemed as acceptance of the change and the change will be implemented pursuant to the key milestones set forth in this attached PCN.

**Americas Contact:** [asmo.pcn@intel.com](mailto:asmo.pcn@intel.com)

**Asia Pacific Contact:** [apacgccb@intel.com](mailto:apacgccb@intel.com)

**Europe Email:** [eccb@intel.com](mailto:eccb@intel.com)

**Japan Email:** [jccb.ijkk@intel.com](mailto:jccb.ijkk@intel.com)

Copyright © Intel Corporation 2006. Other names and brands may be claimed as the property of others.

Celeron, Centrino, Intel, the Intel logo, Intel Core, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel Viiv, Intel XScale, Itanium, MMX, Paragon, PDCharm, Pentium, and Xeon are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

Learn how to use Intel Trade Marks and Brands correctly at <http://www.intel.com/intel/legal/tmusage2.htm>.



# Product Change Notification

**Change Notification #:** 106324 - 00  
**Change Title:** Dual-Core Intel® Xeon® processor LV 2 GHz and 1.66 GHz (Sossaman), PCN 106324-00, Product Design, C-0 stepping to D-0 stepping change  
**Date of Publication:** June 2, 2006

## Key Characteristics of the Change:

Product Design

## Forecasted Key Milestones:

<b>Date of Samples Availability:</b>	July 21 <sup>st</sup> – Aug 4 <sup>th</sup> , 2006
<b>Date of Qualification Data Availability:</b>	Sep 29, 2006
<b>Date Customer Must be Ready to Receive Post-Conversion Material:</b>	Oct 13, 2006
<b>Date of First Availability of Post-Conversion Material:</b>	Sep 15, 2006

*The date of "First Availability of Post-Conversion Material" is the projected date that a customer may expect to receive the Post-Conversion Materials. This date is determined by the projected depletion of inventory at the time of the PCN publication. The depletion of inventory may be impacted by fluctuating supply and demand, therefore, although customers should be prepared to receive the Post-Converted Materials on this date, Intel will continue to ship and customers may continue to receive the pre-converted materials until the inventory has been depleted.*

## Description of Change to the Customer:

Dual-Core Intel® Xeon® processor LV 2 GHz & 1.66 GHz will undergo the following changes for the C-0 to D-0 core processor stepping change:

- D-0 Stepping will require a BIOS update
- No platform thermal changes expected
- CPUID will change from 06E8h to 06ECh
- New QDF#, S-Spec, and MM numbers will be provided for D-0 Step Qualification Samples & Production units.
- C-0 is pin compatible with D-0

Please refer to the Dual-Core Intel® Xeon® Processor LV Electrical, Mechanical, and Thermal Specifications - NDA (EMTS), for the latest specification information.

## Customer Impact of Change and Recommended Action:

As there are no logic changes between C-0 Stepping and D-0 Stepping, minimal validation effort for this conversion is expected. Dual-Core Intel® Xeon® processor LV D-0 stepping will require a BIOS Update. Once customers implement the BIOS update, they will be able to accept both C-0 Stepping material and D-0 Stepping material. Customers should be ready to receive a combination of both D-0 stepping material and C-0 stepping material by October 13th, 2006 (See “Date Customer Must be Ready to Receive Post-Conversion Material” above.) For customers implementing their own BIOS, it is necessary to incorporate the latest Micro-Code Update (MCU) to support D-0 stepping.

## Products Affected / Intel Ordering Codes:

### Dual-Core Intel® Xeon® processor LV 2 GHz and 1.66 GHz

Product Code	Frequency	Pre-Conversion Production Units		Post-Conversion Qualification Samples		Post-Conversion Production Units	
		S-Spec	MM #	QDF #	MM #	S-Spec	MM #
LF80539KF0282M	1.66GHz	S L98Q	879414	QNVY	879999	SL9HP	883109
LF80539KF0412M	2 GHz	S L8WT	876095	QNVI	880035	SL9HN	883108

## Reference Documents / Attachments:

Document:

Location #:

## PCN Revision History:

Date of Revision:

June 2, 2006

Revision Number:

00

Reason:

Originally Published PCN