



# Product Change Notification

## 108177 - 02

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice.

Should you have any issues with the timeline or content of this change, please contact the Intel Representative(s) for your geographic location listed below. No response from customers will be deemed as acceptance of the change and the change will be implemented pursuant to the key milestones set forth in this attached PCN.

**Americas Contact:** [asmo.pcn@intel.com](mailto:asmo.pcn@intel.com)

**Asia Pacific Contact:** [apacgccb@intel.com](mailto:apacgccb@intel.com)

**Europe Email:** [eccb@intel.com](mailto:eccb@intel.com)

**Japan Email:** [jccb.ijkk@intel.com](mailto:jccb.ijkk@intel.com)

Copyright © Intel Corporation 2008. Other names and brands may be claimed as the property of others.

Celeron, Centrino, Intel, the Intel logo, Intel Core, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel Viiv, Intel XScale, Itanium, MMX, Paragon, PDCharm, Pentium, and Xeon are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

Learn how to use Intel Trade Marks and Brands correctly at <http://www.intel.com/intel/legal/tmusage2.htm>.



# Product Change Notification

**Change Notification #:** 108177 - 02  
**Change Title:** Intel(R) IP Network Server NSC2U, PCN 108177-02, Product Design, BOM Changed to Improve Signal on Serverboard, Reason for Revision: Add TA revision; update post conversion date  
**Date of Publication:** June 27, 2008

## Key Characteristics of the Change:

Product Design

## Forecasted Key Milestones:

<b>Date Customer Must be Ready to Receive Post-Conversion Material:</b>	Jul 04, 2008
---	--------------

## Description of Change to the Customer:

### Reason for Revision: Add TA revision; update post conversion date

(Rev 00) Intel changed the Bill of Material (BOM) to improve the signal on the PWRG\_CPU circuit. This change prevents false CPU POWERGOOD reset events.

Detail of change:

Added the capacitor at location C2G10;

Removed the resistor at location R2V8;

(Rev 01) Intel removed Synchronous Dynamic Random Access Memory (SDRAM) reserved for engineering debug. Memory controller setting was updated to reflect the change. This change is backward and forward compatible with all Baseboard Management Controller (BMC) firmware versions.

Detail of change:

Removed Synchronous Dynamic Random Access Memory (SDRAM) at location U2D2;

## Customer Impact of Change and Recommended Action:

All changes documented in this PCN have been validated by Intel. Intel anticipates no impact to customers.

## Products Affected / Intel Ordering Codes:

Pre Change Product Code	Pre Change MM#	Pre Change TA	Pre Change PBA	Post Change TA	Post Change PBA
NSCD0201W	889357	D86178-011	D78511-202	D86178-012	D78511-204
NSCA0201W	889358	D86176-011	D78511-202	D86176-012	D78511-204
NSCSASBSDW	889828	D89061-004	D78511-202	D89061-005	D78511-204

## PCN Revision History:

Date of Revision:	Revision Number:	Reason:
December 21, 2007	00	Originally Published PCN
February 12, 2008	01	Removed SDRAM component and updated memory controller setting
June 27, 2008	02	Add TA revision; update post conversion date