Whitepaper:
Hardware Prefetch Controls for Intel® Atom® Cores

Document No: 357930-001US
December 2023
Hardware Prefetch Control for Intel® Atom® Cores

Notices & Disclaimers
Performance varies by use, configuration, and other factors. Learn more at [www.Intel.com/PerformanceIndex](http://www.intel.com/PerformanceIndex).

Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available updates. See backup for configuration details. No product or component can be absolutely secure.

Intel technologies may require enabled hardware, software, or service activation.

Intel is a trademark of Intel Corporation or in the US and other countries. * Other brands and names may be claimed as the property of others. Copyright © 2023 Intel Corporation. All rights reserved.

Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Description</th>
<th>Date</th>
</tr>
</thead>
<tbody>
<tr>
<td>357930-001US</td>
<td>Initial Release.</td>
<td>December 2023</td>
</tr>
</tbody>
</table>
CONTENTS

1 INTRODUCTION 4
1.1 Hardware Prefetch Overview 4
1.2 Prefetchers 5
   1.2.1 Instruction Point Prefetcher (L1 IPP) ................................................................. 5
   1.2.2 Next Line Prefetcher (L1 NLP) ............................................................................ 6
   1.2.3 Next Page Prefetcher (L1 NPP) ............................................................................ 6
1.3 L2 Prefetchers 6
   1.3.1 MLC Streamer ....................................................................................................... 6
   1.3.2 LLC Streamer ....................................................................................................... 6
   1.3.3 Adaptive Multi-Path (AMP) ................................................................................. 7
   1.3.4 L2 Next Line Prefetch (L2 NLP) ............................................................................ 7

2 TUNABLE PARAMETERS 8
2.1 Enable / Disable 8
2.2 AMP and MLC/LLC Streamer Source Selection 8
2.3 Streamer Configuration 8
2.4 AMP Configuration 9

3 PERFORMANCE MONITORS 10
3.1 IMC RD CAS 10
3.2 MEM_UOPS RETIRED_ALL_LOADS 10
3.3 MEM_LOAD_UOPS RETIRED_L2_HIT 10
3.4 MEM_LOAD_UOPS RETIRED_L3_HIT 10
3.5 LONGEST_LAT_CACHE.MISS 10
3.6 MEM_LOAD_UOPS RETIRED_DRAM_HIT 10
3.7 XQ_PROMOTION_ALL 10

4 L2 PREFETCH MSR 11
4.1 MSR 0x1A4 11
4.2 Intel® Atom® MSR 0x1320 11
4.3 Intel® Atom® MSR 0x1321 12
4.4 Intel® Atom® MSR 0x1322 12
4.5 Intel® Atom® MSR 0x1323 13

5 REFERENCES 15
Hardware prefetchers are an excellent way of improving performance by fetching information ahead of time. The most basic prefetchers that only fetched the next cache line were introduced in the early days of processors. Today, prefetchers can track complex patterns to get the most relevant data into the caches ahead of usage. However, prefetching in multicore systems is a complex task; it can improve performance significantly, but driving more data into the caches can also evict more relevant data. Furthermore, prefetchers drive up the DDR bandwidth, which can become a bottleneck and lower overall system performance. By tuning the prefetchers, one can ensure optimal performance at any given time; for instance, Figure 1 shows SpecInt GCC performance on a Raptor Lake microarchitecture with default settings and a relatively basic dynamic prefetch tuning, see [1].

This document describes how the hardware prefetchers are used in the Intel® Atom® Efficient-cores (or E-cores) and how they can be tuned to improve the core and memory-related performance. It is relevant for the Intel Atom E-cores, starting with the Alder and Raptor Lake microarchitectures, and server CPUs based on those Intel Atom E-cores, such as those with Grand Ridge and Sierra Forest microarchitectures.

![Figure 1: Performance gain with rudimentary dynamic prefetch tuning (dPF) vs. default static boot settings.](image)

### 1.1 HARDWARE PREFETCH OVERVIEW

The Intel Atom cores are placed in a group of four per module with private L1 caches for each core. The banked L2 mid-level cache (MLC) is shared (see Figure 2). Each module is then attached to the CPU interconnect, where the centrally shared L3 cache is located. The interface between the cores and the L2 cache is called the L2 Queue (L2Q). Any L2/MLC cache misses continue through the External Queue (XQ) into the Bus Interface Unit (BIU) and onto the Uncore interconnect towards the L3 Last-level caches (LLC). Transactions that miss in the L3 will continue to the DDR.

Each core has a set of L1 hardware prefetchers that can be individually enabled/disabled. These feed prefetches into the L2Q and the normal load/store requests.

The L2 prefetch block is shared for all cores in the module and contains several trackers. Each tracker searches for and then locks onto a flow of either instruction or data. These trackers are shared between the cores but only serve one core at a time. Multiple prefetch functions within the block work together to form a unity. All prefetch requests are based on one or multiple cache lines, with one cache line being 64 bytes of data. The generated requests are injected into the L2Q, similarly to the core requests. Data is then fetched to either the L2/MLC or the L3/LLC cache. The L2 prefetcher monitors data requests coming from a load instruction, referred to as demand reads, through the queues in the module’s L2 pipeline. This is to identify access patterns as a basis for onward predictions. These predictions are combined with data such as queue depth, throttling indications, etc., to generate prefetches and ensure they work optimally.
The overall target is to prefetch data that will be used relatively soon, decreasing the latency to access the data. Fetching data as close to the core as possible is preferred to minimize latency, i.e., L1, then L2, and L3. In the worst case, one must wait for the DDR, which has the longest latency and a more limited bandwidth. However, prefetching data too soon risks evicting data from the cache still in use, which is counterproductive. The prefetcher will lock on access patterns that are only repeated for some time, typically a loop in the software or a block of loaded new data. Hence, the access pattern will stop sooner or later, and the prefetchers will have requested data that won’t be used. Some wasteful data fetches are generally an acceptable tradeoff to reduce latency. However, the degree of wasteful fetches is highly application-dependent; for example, many small loops with random data accesses vs. a few lengthy loops of highly repetitive fetches. The tolerance for such waste is also very system-dependent. A system with bottlenecks in DDR bandwidth has nothing to gain from prefetches that add further load on DDR. However, the latency to DDR is a function of the DDR bandwidth used with a knee towards the end. Systems that operate with a low or medium level of DDR load can benefit significantly from more aggressive prefetching as long as the DDR loads stay below this knee.

The balance of when and where to prefetch can be tricky, especially since the application and system behavior often change over time. This is where the L1 and L2 Prefetch tuning capability comes in, allowing for per-core and per-module configuration, both static and dynamic, over time. These can be combined with Performance Monitor Unit (PMU) events and other statistics counters to identify load on the DDR interfaces, load/stores executed by each core, cache hit/miss ratio, and rate of prefetches that are subsequently used.

### 1.2 PREFETCHERS

The Atom core generation up to Gracemont, i.e., Alder Lake and Raptor Lake platforms, includes the L1 prefetchers listed below. These L1 prefetchers can enable/disable through MSRs but not further tunable through software. They are integrated into each core and only consider per-core aspects. The generated prefetch requests are sent from the respective core into the L2Q, similar to normal load/stores.

#### 1.2.1 Instruction Point Prefetcher (L1 IPP)

The IPP is commonly listed as the DCU_IP_PREFETCH\(^1\) in Basic Input/Output System (BIOS).

The IPP keeps track of individual load instructions. When a load instruction is detected to have a regular stride, a prefetch is sent to the next address, which is the sum of the current address and the stride.

\(^1\) DCU – Data Caching Unit is the block that holds the L1 data cache.
1.2.2 Next Line Prefetcher (L1 NLP)

The NLP is commonly also listed as the DCU_STREAMER_PREFETCH in BIOS.

Prefetches next line of any given access, applicable to instructions and data. The NLP is one of the earliest types of prefetchers introduced at a time well before multi-core was the norm. It was a blunt approach: simple to implement, worked well for single-core systems, but drove much bandwidth. This impacted both DDR bandwidth and L1/L2 caches and queues. Use of the NLP should be done with care, and a general recommendation is to run with the NLP disabled unless you can observe a benefit to your system.

1.2.3 Next Page Prefetcher (L1 NPP)

The NPP is commonly also listed as the DCU_NEXT_PAGE_PREFETCH in BIOS.

Tracks access during streaming and prefetches the next TLB entry, both applicable to instructions and data. The NPP is lightweight and reduces page-walk costs, which is especially important for applications that touch a lot of new data.

1.3 L2 PREFETCHERS

Three types of prefetchers within the L2 prefetch block are jointly structured into a set of trackers. These are named since they make decisions by tracking requests from the core, as normal demand reads and L1 prefetches. The number of trackers varies between implementations, but there are typically multiple dozens of trackers per module. Each tracker searches for access patterns, locks on to them, and starts proactively fetching ahead. If a pattern breaks for some time, the tracker stops prefetching and returns to search for a new pattern. The different prefetcher types work together and share the same queue of requests that feeds into the L2Q.

The type of requests used to train and trigger the L2 prefetcher is one of the configurable parameters; see Section 4.5. The L2 prefetchers are highly configurable. However, additional mechanisms not covered in this paper ensure fairness, overload protection, and timely relevance in the requests.

A central feedback parameter is the depth of the XQ. The XQ threshold level for when to issue prefetches is also a valuable configuration parameter present in multiple MSRs. A higher number of entries in that queue states that more loads go beyond the L2 cache; hence, the L3 cache will see a higher load. If these miss in the L3 cache, they will likely generate a significant DDR load, for which it is generally a good practice to reduce the number of prefetches issued. Requests towards MMIO address space (such as PCIe) will also be routed through the XQ but are seldom a significant load.

1.3.1 MLC Streamer

MLC Streamer is commonly listed as the MLC_STREAMER_PREFETCH in BIOS and sometimes referred to as simply the Stream Prefetcher or L2 Streamer.

The MLC Streamer works on both instructions and data; it tracks access patterns such as A+0, A+1, A+2, ... where A is the linear address of a cache line. Patterns can be either incremental or decremental. Once a pattern is locked, it will fetch subsequent accesses into the L2 cache. The number of requests ahead of demand reads issued is configurable; see Section 4.1.

1.3.2 LLC Streamer

The LLC Streamer is sometimes called the LLC Prefetcher or L3 Prefetcher.

The LLC Streamer behaves like the MLC Streamer but fetches into the LLC. The intention is that the LLC Streamer should issue requests further ahead, i.e., further out in time. The larger LLC size can be leveraged to be more speculative and balance the risk of miss-fetches vs. potential benefits. The MLC prefetcher carries the data closer to the core once we have more certainty that the data will be used, i.e., when the distance to current demand reads is closer.
1.3.3 Adaptive Multi-Path (AMP)

The AMP prefetcher builds on top of the MLC Streamer but can fetch more complex patterns such as A+0, A+8, A+0+N, A+8+N, A+0+2N, ... where N is a distance ahead/behind. The AMP prefetcher generally has more precision and, therefore, higher priority than the Streamers. In a scenario where prefetching should be limited, it can be valuable to disable or limit the streamers and let the AMP stay on.

The confidence level of AMP can be set for different throttling levels, where the latter is a feedback parameter taken from the uncore, see Section 0.

1.3.4 L2 Next Line Prefetch (L2 NLP)

The L2 Next Line Prefetcher (L2 NLP) is part of the MLC Streamer block and behaves similarly to the L1 NLP except that it fetches to the L2 cache. This commonly generates a significant increase in prefetches, which can be of value to certain workloads and systems where single-core performance is important. However, this increased request load is generally negative for multicore systems, and the L2 NLP is, by default, turned off.
2 Tunable parameters

The tunable parameters vary between prefetch types and apply primarily to the MLC or LLC Streamer and AMP. These three blocks share some common structures; hence, the tuning parameters are slightly intertwined.

2.1 ENABLE / DISABLE

Each prefetcher’s “big hammer” is the enable/disable bit; they are spread out over MSR 0x1A4 and MSR 0x1320/21. Note that 0x1A4 is also used by the P-cores but with slightly different definitions. For instance, the L2 Spatial Prefetcher is unavailable on Intel® Atom® cores.

<table>
<thead>
<tr>
<th>Prefetcher</th>
<th>MSR</th>
<th>bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>MLC/LLC Streamer disable</td>
<td>0x1A4</td>
<td>0</td>
</tr>
<tr>
<td>DCU Streamer (L1 NLP)</td>
<td>0x1A4</td>
<td>2</td>
</tr>
<tr>
<td>DCU IP Prefetcher (L1 IPP)</td>
<td>0x1A4</td>
<td>3</td>
</tr>
<tr>
<td>DCU Next Page Prefetcher (L1 NLP)</td>
<td>0x1A4</td>
<td>4</td>
</tr>
<tr>
<td>AMP</td>
<td>0x1A4</td>
<td>5</td>
</tr>
<tr>
<td>LLC Streamer</td>
<td>0x1320</td>
<td>43</td>
</tr>
<tr>
<td>L2 NLP</td>
<td>0x1321</td>
<td>40</td>
</tr>
</tbody>
</table>

2.2 AMP AND MLC/LLC STREAMER SOURCE SELECTION

The source selection for AMP and the MLC/LLC Streamer can be found in MSR 0x1323; see Section 4.5. There are two types of switches: those that enable training of the prefetcher from the respective source and those that enable tracking the prefetcher from the respective source. Both should be enabled for the respective source that is of interest.

The types of requests that can be selected include the various hardware L1 prefetches, different software prefetches generated by the code, and different types of reads. Reads, also known as demand reads, are normal load operations and can co-exist in multiple caches. Read for Ownership (RFO) are reads where the core intends to write a value and requests exclusive ownership of the cache line.

2.3 STREAMER CONFIGURATION

There are three key parameters for the MLC and LLC Streamer, respectively.

1. The maximum distance ahead of current generated requests, i.e., where the core is currently executing; see Section 4.2.
   A higher value will drive more prefetches and hence increase the chance of hitting in the respective cache layer, but this can also evict relevant data that would be better to keep in the caches. A longer distance will also drive more DDR bandwidth.

2. The XQ threshold; see Section 4.2 for MLC Streamer.
   a. Note that this setting is also shared with AMP. For more information about LLC Streamer, see Section 0. The XQ queue handles all requests that are misses in the L2 cache.
   b. The value set specifies how many empty entries the XQ must have to accept new prefetch requests. A high threshold value will generally lower the prefetch aggressiveness.

3. The third is the demand density parameters; see Section 4.3 for the MLC Streamer and Section 0 for the LLC Streamer. The name refers to demand reads (and the number of prefetches upgraded to demand reads) from the core over an internally pre-defined period of time.
   a. A high-demand density indicates that the core is using the prefetches.
   b. Demand density is measured as an average for all trackers assigned to a given core in the module. A value lower than the configuration will hold prefetch requests from all the MLC respective LLC Streamer trackers. This is because the overall accuracy in prefetches is deemed too low.
c. The trackers will continue to follow the data flows and update the demand density. However, individual trackers that reach a higher level of demand density, specified by the demand density override, are deemed accurate enough and will, therefore, generate prefetch requests.

Finally, two configurations connect the demand density and XQ Threshold. If the demand density is lower than the L2_LLC_STREAM_DEMAND_DENSITY_XQ setting, then the XQ Thresholds are set per the L2_LLC_STREAM_amp_XQ_THRESHOLD. See Sections 4.3 and 0.

2.4 AMP CONFIGURATION
The AMP prefetcher shares the XQ threshold with the MLC Prefetcher but has no maximum distance setting. However, it has two additional settings:

1. AMP has a tunable confidence level required to trigger a request; see Section 0.
   a. This parameter is set for different throttling levels. The throttling level is an unconfigurable uncore feedback parameter for the AMP block. Setting a higher confidence level will make AMP more selective in making requests, lowering the overall number of requests generated.
   b. Note that this can drive more MLC/LLC Streamer requests as AMP has higher priority. Only one prefetcher issues requests per timeslot. Therefore, increasing confidence does not necessarily lower the total number of prefetch requests unless Streamer parameters are also tuned down.

2. An enable/disable recursive lookup pattern specifies how AMP should trigger on patterns; see Section 4.2. Disabling recursive lookup will lower the number of prefetch requests. It is strongly recommended to leave this disabled.
3 PERFORMANCE MONITORS

Performance monitoring events in the Intel® Atom® core (the Gracemont microarchitecture) and Intel® Core™ (Alder/Raptor Lake microarchitectures) are relevant to hardware prefetch tuning. See the respective device manual for details. Performance events are also available at perfmon-events.intel.com. Some generic suggestions for how these can be used follow.

3.1 IMC RD CAS
The Integrated Memory Controller (IMC) on client platforms typically has two static counters tracking the number of read and write requests. On server platforms, there are generally configurable performance monitoring counters instead. These counters measure requests at the cache line level of granularity, so the value should be multiplied by 64 to get the number of bytes transferred. The static counters start counting on power-on, and the configurable counters start counting when the start signal is provided. In either case, the amount of DDR requests generated is derived by taking the delta values between two points in time.

The read counter is of primary interest for hardware prefetch tuning as hardware prefetchers drive additional reads, although dirty cache lines can also be pushed out as writes. These counters are shared resources at the platform level, not tied to individual cores or modules. Note that there are generally multiple IMCs per device. The usage of DDR interleaving, which is the default configuration, gives a near-equal load on the interfaces.

Setting prefetch aggressiveness based on DDR load is a simple and efficient method to improve performance.

3.2 MEM_UOPS_RETIRED_ALL_LOADS
This per-core event tracks the number of load operations completed, i.e., not including speculative loads or prefetches not upgraded to demand reads. This value can be used with respective cache layers hit/miss events.

The total number of loads relative to respective core loads can also be used to identify the core driving most loads. However, a core that executes many loads could hit well in caches and does not necessarily contribute to the DDR load. Another parameter to size the DDR pressure per core is LONGEST_LAT_CACHE_MISS or MEM_LOAD_UOPS_RETIRED_DRAM_HIT.

3.3 MEM_LOAD_UOPS_RETIRED_L2_HIT
This event measures the number of load operations concluded where the load hits in the MLC / L2 cache.

3.4 MEM_LOAD_UOPS_RETIRED_L3_HIT
This event measures the number of load operations concluded where the load hits in the LLC / L3 cache.

The L2 hit vs. L3 hit and DDR hit (i.e., L2 miss) can be used to identify the L2 hit ratio. This is similar to the L3 hit ratio to the L3 hit vs. DDR hit. These can be leveraged to estimate how well prefetches to the MLC and LLC work.

3.5 LONGEST_LAT_CACHE_MISS
This event counts the number of cacheable memory requests that miss in the LLC and hence targets DDR or other coherent memory.

3.6 MEM_LOAD_UOPS_RETIRED_DRAM_HIT
This event measures the number of load operations concluded where the load hit in DDR. This can be leveraged to identify how much of the overall DDR bandwidth originates from the respective core. A more fine-grained selection of what cores should be throttled can thus be made.

See also event MEM_BOUNDSTALLS_LOAD_DRAM_HIT, which counts the cycle’s cost for the penalty of going to DDR.

3.7 XQ_PROMOTION_ALL
This even counts the number of XQ entries initiated as hardware prefetches, but where a normal request was made that upgraded the entry. This indicates that the prefetch was correct and reduced access latency. However, prefetches that completed and brought the data into the respective cache and then were used are not counted.

It is currently impossible in the Intel Atom cores covered in this document to measure the number of prefetches issued. But the promotions relative L2 misses and respective such ratio per core can be an estimate of how successful the prefetching is. This must also account for respective core prefetch-setting.
MSRs are shared within a module, and changes from one core will be seen by the other in that module. Only cores within the module can access the module’s configuration. For example, it is enough if one core changes the MSR; use core affinity to ensure you are executing on the relevant module.

The MSRs described below are only applicable to the Intel® Atom® cores. Use the CPUID feature to identify core types, and if a hybrid platform is in use, see [2] for more details. Bits outside of the ones described may be reserved or have other functions, including having other functions on other cores; see the respective device documentation and ensure that values outside these listed are preserved.

### 4.1 MSR 0x1A4

<table>
<thead>
<tr>
<th>Width</th>
<th>Bits</th>
<th>Descriptor</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0:0</td>
<td>MLC Stream disabled; when set to 1, the MLC Streamer is disabled.</td>
</tr>
<tr>
<td>1</td>
<td>2:2</td>
<td>L1 data Stream disabled; when set to 1, the L1 data Streamer is disabled.</td>
</tr>
<tr>
<td>1</td>
<td>3:3</td>
<td>L1 instruction Stream disabled; when set to 1, the L1 instruction Streamer is disabled.</td>
</tr>
<tr>
<td>1</td>
<td>5:5</td>
<td>L2 AMP disabled; when set to 1, the L2 AMP is disabled.</td>
</tr>
</tbody>
</table>

### 4.2 INTEL® ATOM® MSR 0x1320

<table>
<thead>
<tr>
<th>Width</th>
<th>Bits</th>
<th>Descriptor</th>
</tr>
</thead>
<tbody>
<tr>
<td>5</td>
<td>4:0</td>
<td>L2 Stream and AMP XQ threshold. The value specifies the number of empty XQ entries to emit prefetches. I.e., a higher value drives fewer prefetches.</td>
</tr>
<tr>
<td>5</td>
<td>24:20</td>
<td>L2 Stream max distance from core execution. A higher number will prefetch more data.</td>
</tr>
<tr>
<td>1</td>
<td>30:30</td>
<td>AMP recursive lookup disabled; setting to 1 decreases the number of prefetches.</td>
</tr>
<tr>
<td>6</td>
<td>42:37</td>
<td>LLC Stream max distance from core execution. A higher number will prefetch more data.</td>
</tr>
<tr>
<td>1</td>
<td>43:43</td>
<td>LLC Stream disable; when set to 1, the LLC Streamer is disabled.</td>
</tr>
<tr>
<td>5</td>
<td>62:58</td>
<td>LLC Stream XQ threshold. The value specifies the number of empty XQ entries to emit prefetches. For example, a higher value drives fewer prefetches.</td>
</tr>
</tbody>
</table>

```c
struct msr1320_s{
    uint64_t L2_STREAM_AMP_XQ_THRESHOLD : 5;
    uint64_t pad0 : 15;
    uint64_t L2_STREAM_MAX_DISTANCE : 5;
    uint64_t pad1 : 5;
    uint64_t L2_AMP_DISABLE_RECURSION : 1;
    uint64_t pad2 : 6;
    uint64_t LLC_STREAM_MAX_DISTANCE : 6;
    uint64_t LLC_STREAM_DISABLE : 1;
    uint64_t pad3 : 14;
    uint64_t LLC_STREAM_XQ_THRESHOLD : 5;
};
```
4.3 INTEL® ATOM® MSR 0X1321

<table>
<thead>
<tr>
<th>Width</th>
<th>Bits</th>
<th>Descriptor</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0:0</td>
<td>MLC Streamer and AMP enabled tracking of instruction flows.</td>
</tr>
<tr>
<td>8</td>
<td>28:21</td>
<td>MLC Streamer demand density.</td>
</tr>
<tr>
<td>4</td>
<td>32:29</td>
<td>MLC Streamer demand density override.</td>
</tr>
<tr>
<td>1</td>
<td>40:40</td>
<td>L2 Next Line Prefetcher disabled; when set to 1, the L2 NLP is disabled.</td>
</tr>
<tr>
<td>6</td>
<td>46:41</td>
<td>XQ threshold when demand density is low. Typically set higher than normal XQ thresholds. Applicable to MLC/LLC Streamer and AMP.</td>
</tr>
</tbody>
</table>

```c
struct msr1321_s{
    uint64_t L2_STREAM_AMP_CREATE_IL1 : 1;
    uint64_t pad0 : 20;
    uint64_t L2_STREAM_DEMAND_DENSITY : 8;
    uint64_t L2_STREAM_DEMAND_DENSITY_OVR : 4;
    uint64_t pad1 : 7;
    uint64_t L2_DISABLE_NEXT_LINE_PREFETCH : 1;
    uint64_t L2_LLC_STREAM_AMP_XQ_THRESHOLD : 6;
};
```

4.4 INTEL® ATOM® MSR 0X1322

<table>
<thead>
<tr>
<th>Width</th>
<th>Bits</th>
<th>Descriptor</th>
</tr>
</thead>
<tbody>
<tr>
<td>9</td>
<td>22:14</td>
<td>LLC Steamer demand density.</td>
</tr>
<tr>
<td>4</td>
<td>26:23</td>
<td>LLC Steamer demand density override.</td>
</tr>
<tr>
<td>6</td>
<td>32:27</td>
<td>AMP Confidence threshold at throttle level 0 (no throttling):</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Emits prefetches when confidence is above this level.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• A higher level gives less aggressive prefetching.</td>
</tr>
<tr>
<td>6</td>
<td>38:33</td>
<td>AMP Confidence threshold at throttle level 1 (light throttling):</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Emits prefetches when confidence is above this level.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• A higher level gives less aggressive prefetching.</td>
</tr>
<tr>
<td>6</td>
<td>44:39</td>
<td>AMP Confidence threshold at throttle level 2 (moderate throttling):</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Emits prefetches when confidence is above this level.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• A higher level gives less aggressive prefetching.</td>
</tr>
<tr>
<td>6</td>
<td>50:45</td>
<td>AMP Confidence threshold at throttle level 3 (aggressive throttling):</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Emits prefetches when confidence is above this level.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• A higher level gives less aggressive prefetching.</td>
</tr>
<tr>
<td>3</td>
<td>61:59</td>
<td>Demand density to switch to alternative XQ threshold.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(L2_LLC_STREAM_AMP_XQ_THRESHOLD)</td>
</tr>
</tbody>
</table>
```c
struct msr1322_s{
    uint64_t pad0 : 14;
    uint64_t LLC_STREAM_DEMAND_DENSITY : 9;
    uint64_t LLC_STREAM_DEMAND_DENSITY_OVR : 4;
    uint64_t L2_AMP_CONFIDENCE_DPT0 : 6;
    uint64_t L2_AMP_CONFIDENCE_DPT1 : 6;
    uint64_t L2_AMP_CONFIDENCE_DPT2 : 6;
    uint64_t L2_AMP_CONFIDENCE_DPT3 : 6;
    uint64_t pad1 : 8;
    uint64_t L2_LLC_STREAM_DEMAND_DENSITY_XQ : 3;
};
```

### 4.5 INTEL® ATOM® MSR 0X1323

<table>
<thead>
<tr>
<th>Width</th>
<th>Bits</th>
<th>Descriptor</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>34:34</td>
<td>Begin tracking software data prefetches with the intent to write. Affects both the MLC Streamer and AMP.</td>
</tr>
<tr>
<td>1</td>
<td>35:35</td>
<td>Begin tracking software data prefetches. Affects both the MLC Stream and AMP.</td>
</tr>
<tr>
<td>1</td>
<td>37:37</td>
<td>Begin tracking requests coming from the L1 NLP prefetcher. Affects both the MLC Stream and AMP.</td>
</tr>
<tr>
<td>1</td>
<td>38:38</td>
<td>Begin tracking demand requests with intent to write. Affects both the MLC Stream and AMP.</td>
</tr>
<tr>
<td>1</td>
<td>39:39</td>
<td>Allow SW prefetch read for ownership to train a prefetch streamer entry.</td>
</tr>
<tr>
<td>1</td>
<td>40:40</td>
<td>Allow SW prefetch reads to train a prefetch streamer entry.</td>
</tr>
<tr>
<td>1</td>
<td>41:41</td>
<td>Allow IL1 to train a prefetch streamer entry.</td>
</tr>
<tr>
<td>1</td>
<td>43:43</td>
<td>Allow hardware prefetch read to train a prefetch streamer entry.</td>
</tr>
<tr>
<td>1</td>
<td>44:44</td>
<td>Allow read-for-ownership (RFO) requests to train a prefetch streamer entry.</td>
</tr>
<tr>
<td>1</td>
<td>45:45</td>
<td>Begin tracking requests coming from the L1 NPP prefetcher. Affects both the MLC Stream and AMP.</td>
</tr>
<tr>
<td>1</td>
<td>46:46</td>
<td>Begin tracking requests coming from the L1 IPP prefetcher. Affects both the MLC Stream and AMP.</td>
</tr>
<tr>
<td>1</td>
<td>47:47</td>
<td>Allow NPP prefetcher to train L2 prefetchers.</td>
</tr>
<tr>
<td>1</td>
<td>48:48</td>
<td>Allow IPP prefetcher to train L2 prefetchers.</td>
</tr>
</tbody>
</table>
struct msr1323_s{
    uint64_t pad0 : 34;
    uint64_t L2_STREAM_AMP_CREATE_SWPFRFO : 1;
    uint64_t L2_STREAM_AMP_CREATE_SWPFRD : 1;
    uint64_t pad1 : 1;
    uint64_t L2_STREAM_AMP_CREATE_HWPFD : 1;
    uint64_t L2_STREAM_AMP_CREATE_DRFO : 1;
    uint64_t STABILIZE_PREF_ON_SWPFRFO : 1;
    uint64_t STABILIZE_PREF_ON_SWPFRD : 1;
    uint64_t STABILIZE_PREF_ON_HWPFD : 1;
    uint64_t STABILIZE_PREF_ON_DRFO : 1;
    uint64_t L2_STREAM_AMP_CREATE_PFNPP : 1;
    uint64_t L2_STREAM_AMP_CREATE_PFIPP : 1;
    uint64_t STABILIZE_PREF_ON_PFNPP : 1;
    uint64_t STABILIZE_PREF_ON_PFIPP : 1;
};
5 REFERENCES
