

Stratix® 10 DX FPGA Product Table

Version 2025.09.23

Product Line		DX 1100	DX 2100	DX 2800	
	Logic elements (LEs) ¹	1,325,000	2,073,000	2,753,000	
	Adaptive logic modules (ALMs)	449,280	702,720	933,120	
	ALM registers	1,797,120	2,810,880	3,732,480	
	Hyper-Registers from Intel® Hyperflex® FPGA Architecture	Millions of Hyper-Registers distributed throughout the monolithic FPGA fabric			
	Programmable clock trees synthesizable	Hundreds of synthesizable clock trees			
	HBM2 High-bandwidth DRAM memory stacks	-	2	-	
S	HBM2 High-bandwidth DRAM memory size (GB)	-	8	-	
N N	eSRAM memory blocks	-	2	-	
eso	eSRAM memory size (Mb)	-	94.5	-	
ũ	M20K memory blocks	5,461	6,847	11,721	
	M20K memory size (Mb)	107	134	229	
	MLAB memory size (Mb)	7	11	15	
	Variable-precision digital signal processing (DSP) blocks	2,592	3,960	5,760	
	18 x 19 multipliers	5,184	7,920	11,520	
	Peak fixed-point performance (TMACS) ²	10.4	15.8	23.0	
	Peak floating-point performance (TFLOPS) ³	4.1	6.3	9.2	
	Secure device manager	AES-256/SHA-256 bitstream encryption/authentication, physically unclonable function (PUF), ECDSA 256/384 boot code authentication, side-channel attack protection			
Se	Hard processor system⁴	Quad-core 64-bit Arm* Cortex*-A53 up to 1.5 GHz with 32KB I/D cache, NEON* coprocessor, 1MB L2 cache, direct memory access (DMA), system memory management unit, cache coherency unit, hard memory controllers, USB 2.0 x2, 1G EMAC x3, UART x2, SPI x4, I2C x5, general purpose timers x7, watchdog timer x4			
ţ		Yes	-	-	
I/O and Architectural Features	Maximum user I/O pins	528	612	816	
	Maximum LVDS pairs 1.6 Gbps (RX or TX)	264	306	408	
	Total full duplex transceiver count - non return to zero (NRZ)	32	84	84	
	GXE transceiver count - PAM4 (up to 57.8 Gbps) or NRZ (up to 28.9 Gbps)	8 PAM-4, or 16 NRZ	12 PAM-4, or 24 NRZ	4 PAM-4, or 8 NRZ	
	GXP transceiver count - NRZ (up to 16 Gbps)	16	60	76	
	UPI/PCI Express* (PCIe*) 4.0 x16 hard intellectual property (IP) blocks (configurable for UPI or PCIe operation)	-	3	3	
	PCI Express 4.0 x16 hard IP blocks (supports PCIe only)	1	-	1	
	100G Ethernet media access control (MAC) + forward error correction (FEC) hard IP blocks	4	4	2	
	Memory devices supported DDR4, DDR3, DDR2, DDR, QDR II, QDR II+, RLDRAM II, RLDRAM 3				
Pad	ckage Options and I/O Pins: General-Purpose I/O (GPIO) Count, High-Voltage I/O Cou	int, LVDS Pairs, P-Tile Transceiver Count and E-Til	e Transceiver Count		
F17	60 pin (42.5 mm x 42.5 mm, 1.0 mm pitch)	528,0,264,16,16	-	-	
F2	597 pin (52.5 mm x 52.5 mm, 1.0 mm pitch)	-	612,0,306,60,24	-	

Notes:

F2912 pin (55 mm x 55 mm, 1.0 mm pitch)

Numbers indicate total GPIO count, high-voltage I/O count, LVDS pairs, P-Tile transceiver count, E-Tile transceiver count.

816,0,408,76,8

^{1.} LE counts valid in comparing across Intel FPGAs, and are conservative vs. competing FPGAs.

^{2.} Fixed-point performance assumes the use of pre-adder.

^{3.} Floating-point performance is IEEE-754 compliant single-precision.

^{4.} Quad-core Arm Cortex-A53 hard processor system present in select Intel Stratix 10 DX devices.

5. All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.intel.com/fpga.

Stratix® 10 DX FPGA Product Table

Version 2025.09.23

2

Product Line	Hard Processor System (HPS)		
Processor	Quad-core 64 bit Arm Cortex-A53 MPCore* processor		
Maximum processor frequency	1.5 GHz ¹		
	• L1 instruction cache (32 KB)		
	• L1 data cache (32 KB) with error correction code (ECC)		
	Level 2 cache (1 MB) with ECC		
Processor cache and co-processors	Floating-point unit (FPU) single and double precision		
Processor cache and co-processors	Arm NEON media engine		
	Arm CoreSight* debug and trace technology		
	System Memory Management Unit (SMMU)		
	Cache Coherency Unit (CCU)		
Scratch pad RAM	256 KB		
HPS DDR memoryv	DDR4, DDR3 (Up to 64 bit with ECC)		
DMA controller	8 channels		
EMAC	3X 10/100/1000 Ethernet media access controller (EMAC) with integrated DMA		
USB On-The-Go (OTG) controller	2X USB OTG with integrated DMA		
UART controller	2X UART 16550 compatible		
Serial peripheral interface (SPI) controller	4X SPI		
I ² C controller	5X I ² C		
Quad SPI flash controller	1X SIO, DIO, QIO SPI flash supported		
SD/SDIO/MMC controller	1X eMMC 4.5 with DMA and CE-ATA support		
NAME (I. I II.	• 1X ONFI 1.0 or later		
NAND flash controller	8 and 16 bit support		
General-purpose timers	4X		
Software-programmable general-purpose I/Os (GPIOs)	Maximum 48 GPIOs		
HPS DDR Shared I/Os	3X 48 - May be assigned to HPS for HPS DDR access		
Direct I/Os	48 I/Os to connect HPS peripherals directly to I/O		
Watchdog timers	4X		
Security	Secure device manager, Advanced Encryption Standard (AES) AES-256/SHA-256 bitstream encryption/authentication, PUF, ECDSA 256/384 boot code authentication, side-channel attack protection		

Notes:

To learn more about the Intel Optane Persistent Memory, visit the Intel Optane Persistent Memory web page.

© Altera Corporation. Altera, the Altera logo, the 'a' logo, and other Altera marks are trademarks of Altera Corporation. Altera reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

*Other names and brands may be claimed as the property of others.

Gen-1061-1.3

^{1.} With overdrive feature.